



**Microprocessor Products**

**Solid State ALLIED ELECTRIC (PTY) LTD Application Note**

P.O. Box 6090 Tel. 892-1001

**ICAN-6482**

DUNSWART 1508 TVL

## Programmable Interval Timer and Counter for Use with RCA COSMAC Development Systems

by A. R. Marcantonio and C. T. Wu

This Note describes a programmable interval timer and counter for use with RCA COSMAC Development Systems CDP18S001, CDP18S002, and CDP18S004 hardware. The CDP18S001 and CDP18S002 utilize the RCA CDP1801 COSMAC Microprocessor; the CDP18S004 utilizes the CDP1802. The information given and the terminology used are based on the assumption that the reader is familiar with the COSMAC Development Systems manuals.

### Circuit Capabilities

The circuit for the programmable timer-counter is given in Fig. 1(a) and (b). It includes two main sections: a) a controller that allows the user to select various clock rates and various means of signalling the CPU after a given count, and b) an interval timer which is a presettable down counter. Table I gives the interconnect information for the interval timer and the controller. This unit can be used in one- or two-level I/O systems. The controller is programmed by a single output instruction with the bit pattern in M[R(X)] specifying the commands and their destination. The interval timer is accessed as two consecutive bytes in upper memory.


This timer unit permits its users to set the timer clock rate, count external events, and signal the CPU at preset intervals. Programmable options are:

- Clock rate, selectable from 131.3  $\mu$ s to 16.804 ms in multiples of 131.3  $\mu$ s. Faster rates, up to the machine cycle time, are possible with simple wiring modifications.
- Repeated timeout pulses at the above rates, or a single programmed timeout to a maximum of 18.35 minutes.
- Choice of setting an external flag and interrupt at timeout, or just an external flag.
- External counter input for positive- or negative-going inputs allowing counts up to 65,536.
- Buffered timeout output which can be used to signal an external device after a preset interval.

Table I — Interconnect List for Timer To Controller and COSMAC Development System

Timer Circuit	CDS Hardware	Signal Name
Pin	Slot Pin	
1	*	SELA1-P
2	*	SELA3-P
3	14	A15-P
4	14	A14-P
5	14	A13-P
6	14	A12-P
7	14	A11-P
8	14	A10-P
9	14	A9-P
10	14	A8-P
11	13	DI0-N
12	13	DI1-N
13	13	DI2-N
14	13	DI3-N
15	13	DI4-N
16	13	DI5-N
17	13	DI6-N
18	13	DI7-N
19	Cont.	9 TIMER CLOCK-P
20	14	20 *ADS-P
B	*	SELA2-P
C	13	C DO0-N
D	13	D DO1-N
E	13	E DO2-N
F	13	F DO3-N
H	13	H DO4-N
J	13	J DO5-N
K	13	K DO6-N
L	13	L DO7-N
M	13	M A7-P
N	13	N A6-P
P	13	P A5-P
R	13	R A4-P
S	13	S A3-P
T	13	T A2-P
U	13	U A1-P
V	13	V A0-P
W	13	W MWR-P1
X	Cont.	7 CARRY-N
Y	+5 V	V <sub>DD</sub>
Z	GND	GND

\* Assigned per Table II



92CL-20329

Fig. 1(a) — Circuit and logic diagram of controller for programmable timer-counter.  
(Part 1)





Fig. 1(a) - Circuit and logic diagram of controller for programmable timer-counter.  
(Part 2)





### Timeout Event Actions

At the conclusion of a timeout or counting sequence, the following actions occur.

For the single count-down timeout option, the circuit sets the external flag, generates an interrupt if selected, and disables further clock output.

For the repeated timeout option, the circuit sets the external flag and generates an interrupt if selected.


### Machine Clear-State Results

When the reset button is actuated, the following actions occur. The clock output is disabled, the external flag is reset, the interrupt is reset, the external flag only is set at timeout, the divide-down clock option is selected, and the single count-down timeout option is selected.


#### Examples

Following are four sample programs.

**Example 1.** Use timer to count external events to a specific number and then generate an interrupt.




**Example 2.** Set up timer and controller to timeout, and generate an interrupt in 4.59 min.




**Example 3.** Utilize controller to generate repeated timeout at divided-down clock rate of one every 2.1 milliseconds. Do not,

however, generate an interrupt at timeout. External flag will be sampled when convenient in main program.



**Example 4.** Count events and accumulate sum in timer to a maximum of 65,536. In this case timeout is not wanted unless entire count is exhausted. Sum can be sampled in program by examining timer locations. Timer should be initialized to X'FFFF' which, when read back in complemented form, will ap-

pear as X'0000'. The first count will decrement X'FFFF' to X'FFFE' and if accessed by program will correctly be read as X'0001'. When the timer's contents in this mode (clock not synchronized with machine instructions) are examined, the reading should not be considered valid until two consecutive accesses yield the same value.



#### Loading the Counter

The following program shows how to load an initial value into the counter.

Instruction	Comments
F8 XX	Load high-order byte of count into D
53	Store into high-order byte of counter; assumes R(3) = FFFZ where Z = 1,3,5,7,9, B,D,F corresponding to the timer's address.
23	Decrement R3
F8 XX	Load low-order byte of count into D
53	Store into low-order byte of counter.

When incorporating RCA Solid State Devices in equipment, it is recommended that the designer refer to "Operating Considerations for RCA Solid State Devices" Form No. 1CE-402, available on request